

United States Patent and Trademark Office

m-

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/730,619	12/08/2003	Burkhard Becker	L&L-10225 4277	
24131 7590 06/18/2007 LERNER GREENBERG STEMER LLP P O BOX 2480 HOLLYWOOD, FL 33022-2480			· EXAMINER	
			CHOE, YONG J	
HOLL1 WOOD, IL 33022-2460			ART UNIT	PAPER NUMBER
			2185	
			MAIL DATE	DELIVERY MODE
			06/18/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
Office Action Summary	10/730,619	BECKER, BURKHARD			
omee neuen cammary	Examiner	Art Unit			
The MAILING DATE of this communication app	Yong Choe	2185			
Period for Reply	ears on the cover sheet war are c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period was reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be timularly and will expire SIX (6) MONTHS from a cause the application to become ABANDONE!	l. the mailing date of this communication. (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 21 M	arch 2007.				
2a)⊠ This action is FINAL . 2b)☐ This	This action is FINAL . 2b) ☐ This action is non-final.				
. —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4) ⊠ Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-20 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomplicated any accomplicated any objection to the Replacement drawing sheet(s) including the correct and the second sheet of th	epted or b) objected to by the Eddrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).			
Priority under 25 II S.C. & 110					
Priority under 35 U.S.C. § 119 12) ★ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) ★ All b) ★ Some * c) ★ None of: 1.★ Certified copies of the priority documents have been received. 2.★ Certified copies of the priority documents have been received in Application No.★ 3.★ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 12/03/	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate			

Art Unit: 2185

DETAILED ACTION

1. The examiner acknowledges the applicant's submission of the amendment filed on 03/21/2007. At this point, claims 1-20 are pending in the instant application.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-6, 8, 11-15, 18 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hess (US Patent No.: US 4,405,980) in view of Tipon et al. (US Patent No.: 5,150,471).

Regarding independent claims 1 and 11, Hess discloses a method for transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit, the method which comprises:

Art Unit: 2185

associating the hardware arithmetic-logic unit (Fig.1: ALU) with at least one table memory (Fig.1 AKU), the hardware arithmetic-logic unit (Fig.1: ALU) obtaining data required during a computing operation (Fig.1: instruction) from the table memory (Fig.1: AKU) and/or the hardware arithmetic-logic unit storing data computed during a computing operation in the table memory (col.5, lines 54~66); and

Hess does not specifically teach reading and/or writing from the digital processor to the table memory by:

preselecting a base address in the table memory dependent on a data type of data to be transmitted, and accessing the table memory with the digital processor by taking the preselected base address as a starting point for computing, according to a prescribed arithmetic computation rule in hardware, a plurality of addresses used for consecutive read access operations and/or consecutive write access operations in the table memory.

However, Tipon et al. teaches reading and/or writing from the digital processor (Fig.1: processor 12) to the table memory by:

preselecting a base address in the table memory (Fig.1: base address register 18) dependent on a data type of data to be transmitted, and accessing the table memory with the digital processor (Fig.1: processor 12) by taking the preselected base address as a starting point for computing, according to a prescribed arithmetic computation rule in hardware (Fig.1: ALU 24), a plurality of addresses used for consecutive read access operations and/or consecutive write access operations in the table memory (col.3, lines 15~32 and col.6, lines 6~29).

Art Unit: 2185

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the base address as taught by Tipon et al. into transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess in order to increase processing speed (col.2, line 10).

Therefore, it would have been obvious to combine the base address as taught by Tipon et al. with transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess to obtain the invention.

Regarding claim 2, Tipon et al. teaches storing a plurality of base addresses associated with a plurality of different data types in a base address register, the base address that was preselected being one of the plurality of base addresses; and performing the step of preselecting the base address by using the processor to set a selection bit associated with the base address (col.3, lines 20-26 and col.6, lines 6~17).

Regarding claim 3, Tipon et al. teaches prescribing the plurality of base addresses unalterably in hardware (see Fig.1: base address register 18 and col.4, lines 5-15: the base address register is hard-wired.)

Regarding claim 4, Hess teaches providing the arithmetic computation rule for computing the plurality of addresses in the table memory as an incrementation rule or a decrementation rule (col.2, lines 25~40).

Art Unit: 2185

Regarding claim 5, Tipon et al. teaches programming the base address (Fig.1: base address register) with the digital processor (Fig.1: processor 12).

Regarding claim 6, Tipon et al. teaches the digital processor, programming at least one information item selected from a group consisting of information relating to a number of data items being written to or read from a plurality of memory subareas associated with the base address, information about a block size of data blocks, information about a decoding rate, and information about utilized convolution polynomials (col.3, lines 49~56).

Regarding claim 8, Tipon et al. teaches providing a second data type as trace back values computed by a decoder hardware arithmetic-logic unit; and with the digital processor, programming how many states the trace back values need to include (see Fig.1).

Regarding claim 12, Tipon et al. teaches said base address memory device is an external base address register designed such that in order to select the base address, said processor sets a selection bit associated with the base address (see Fig.1).

Regarding claim 13, Hess teaches said base address memory device is a read only memory (col.7, lines 1~5).

Regarding claim 14, Hess et al. teaches wherein said base address memory device is a rewritable memory that can be programmed by the digital processor (col.5, lines 54~57: RAM is a rewritable memory that can be programmed by the digital processor.).

Art Unit: 2185

Regarding claim 15, Tipon et al. teaches a configuration memory; said table memory including memory subareas; and said configuration memory for storing information selected from a group consisting of information relating to a number of data items being written to or read from a plurality of said memory subareas associated with the base address, information about a block size of data blocks, information about a decoding rate, and information about utilized convolution polynomials (col.3, lines 49~56).

Regarding claim 18, Tipon et al. teaches wherein said table memory has a prescribed memory word length (col.5, lines 65~67).

Regarding claim 20, Tipon et al. teaches said hardware arithmetic-logic unit includes an equalizer hardware arithmetic-logic unit and a decoder hardware arithmetic-logic unit; said processor includes a data transmission connection to said equalizer hardware arithmetic-logic unit; and said processor includes a data transmission connection to said decoder hardware arithmetic-logic unit (see Fig.1).

4. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hess (US Patent No.: US 4,405,980) in view of Tipon et al. (US Patent No.: 5,150,471) and in further view of Stafford et al. (US Patent No.: US 3,833,888).

Regarding claim 7, Hess and Tipon et al. do not specifically teach providing a first data type of the plurality of data types as soft input values for channel decoding that are intended for a decoder hardware arithmetic-logic unit; and with the digital

Art Unit: 2185

processor, programming how many soft input values per unit time can be stored in a memory subarea associated with the first data type

However, Stafford et al. teaches providing a first data type of the plurality of data types as soft input values for channel decoding that are intended for a decoder hardware arithmetic-logic unit; and with the digital processor, programming how many soft input values per unit time can be stored in a memory subarea associated with the first data type (see abstract).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the digital processor as taught by Stafford et al. into transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess as modified by Tipon et al. in order to provide an enhanced controlling unit in a data processing system (col.2, line 41~42).

Therefore, it would have been obvious combine to the digital processor as taught by Stafford et al. with transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess as modified by Tipon et al. to obtain the invention.

5. Claims 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hess (US Patent No.: US 4,405,980) in view of Tipon et al. (US Patent No.: 5,150,471) and in further view of Dove et al. (US Patent No.: US 6,310,891).

Regarding claim 9, Hess and Tipon et al. do not specifically teach choosing a

packing mode causing a plurality of data words, output by the processor for performing the step of accessing the table memory, to be combined to form a memory data word for the table memory.

However, Dove et al. teaches choosing a packing mode causing a plurality of data words, output by the processor for performing the step of accessing the table memory, to be combined to form a memory data word for the table memory (see Fig.2: packed mode).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the packed/unpacked mode as taught by Dove et al. into transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess as modified by Tipon et al. because it allows the asynchronous cells (col.2, line 11).

Therefore, it would have been obvious combine to incorporate the packed/unpacked mode as taught by Dove et al. with transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess as modified by Tipon et al. to obtain the invention.

Regarding claim 10, Hess and Tipon et al. do not specifically teach choosing an unpacking mode causing a memory data word, read from the table memory when performing the step of accessing the table memory, to be broken down into a plurality of data words before being input into the processor.

Art Unit: 2185

However, Dove et al. teaches choosing an unpacking mode causing a memory data word, read from the table memory when performing the step of accessing the table memory, to be broken down into a plurality of data words before being input into the processor (see Fig.1: unpacked mode).

6. Claims 16 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hess (US Patent No.: US 4,405,980) in view of Tipon et al. (US Patent No.: 5,150,471) and in further view of Oami (US Patent No.: US 6,363,119).

Regarding claim 16, Hess and Tipon et al. do not specifically teach a multiplexer and buffer device for assembling a plurality of data words output by said processor to form a memory data word intended for being stored at an address in said table memory.

However, Oami teaches a multiplexer and buffer device for assembling a plurality of data words output by said processor to form a memory data word intended for being stored at an address in said table memory (col.25, lines 51~61).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the multiplexer and buffer device as taught by Oami into transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess as modified by Tipon et al. in order to improve coding efficiency (col.4, line 53).

Art Unit: 2185

Therefore, it would have been obvious combine to the multiplexer and buffer device as taught by Oami with transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess as modified by Tipon et al. to obtain the invention.

Regarding claim 17, Hess and Tipon et al. do not specifically teach a demultiplexer and buffer device for, before being input into said processor, breaking down a memory data word read from said table memory into a plurality of data words.

However, Oami teaches a demultiplexer and buffer device for, before being input into said processor, breaking down a memory data word read from said table memory into a plurality of data words (col.22, lines 14~20 and lines 45~55).

7. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hess (US Patent No.: US 4,405,980) in view of Tipon et al. (US Patent No.: 5,150,471) and in further view of Serizawa et al. (US Patent No.: US 5,311,523).

Regarding claim 19, Hess and Tipon et al. do not specifically teach said hardware arithmetic-logic unit is a Viterbi hardware arithmetic-logic unit.

However, Serizawa et al. teaches said hardware arithmetic-logic unit is a Viterbi hardware arithmetic-logic unit (Fig.5 is a block diagram showing the structure of the Viterbi algorithm arithmetic).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate Viterbi hardware arithmetic-logic unit as taught by Serizawa et al. into transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess as modified by Tipon et al. in order to obtain good error rate performance (col.3, line 3).

Therefore, it would have been obvious to combine Viterbi hardware arithmetic-logic unit as taught by Serizawa et al. with transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess as modified by Tipon et al. to obtain the invention.

Response to Arguments

8. Applicant's arguments filed on 03/21/2007 have been fully considered but they are not persuasive.

1st Point of Argument

Regarding Applicant's remarks on page 3, the applicants argue that Tipon does not disclose "the plurality of address is used for read and/or write access in the memory table" and this feature would only be disclosed in Tipon if the addresses computed by the arithmetic logic unit were to be used for a read and/or write access in the base address register.

In response, Tipon clearly shows "the plurality of address is used for read and/or write access in the memory table" (col.3, lines 15~32 and col.6, lines 6~29). According

to claim 1 of the instant application, the plurality of addresses used for read and/or write in the table memory are to be computed by ALU. But there is no claim limitation such that the plurality of addresses computed by ALU is to be used for a read and/or write access in the memory table. Thus, this feature is disclosed by Tipon even if the addresses are exclusively forwarded to an external memory device and an external bus system. While this is unlike applicant's disclosed claimed method, this reads on broad claimed language.

2nd Point of Argument

Regarding Applicant's remarks on page 4, the applicants argue that the feature of independent device claim 11 of the instant application, which requires: "a hardware address computation circuit for to consecutively access said table memory" would only be disclosed in Tipon if the hardware address computation circuit produces addresses enabling the digital processor to access the table memory by using the computed addresses.

In response, Tipon clearly shows the digital processor is enabled to access the table memory (Fig.1 and col.3, lines 15~32 and col.6, lines 6~29). According to claim 11 of the instant application, the digital processor is enabled to access the table memory. But there is no claim limitation such that the digital processor is enabled to access the table memory by using the computed addresses. Thus, this feature is disclosed by Tipon even if the addresses are exclusively forwarded to an external

memory device and an external bus system. While this is unlike applicant's disclosed claimed device, this reads on broad claimed language.

3rd Point of Argument

Regarding Applicant's remarks on page 5, the applicants argue that Neither the cited text passage nor the rest of the document discloses "the storage of different area types or the usage of a selection bit."

In response, Tipon teaches "the storage of different area types or the usage of a selection bit." (col.3, lines 20-26 and col.6, lines 6~17). The base address register 18 is loaded by the processor with a preselected, 32 bit base address over the data and instruction bus under the control of the processor via the address bus.

4th Point of Argument

Regarding Applicant's remarks on page 5, the applicants argue that Tipon does not teach prescribing the plurality of base addresses unalterably in hardware.

In response, Tipon teaches prescribing the plurality of base addresses unalterably in hardware (see Fig.1: base address register 18 and col.4, lines 5-15: the base address register is hard-wired.).

5th Point of Argument

Regarding Applicant's remarks on page 6, the applicants argue that Tipon does not teach providing a second data type as trace back values computed by a decoder

hardware arithmetic-logic unit; and with the digital processor, programming how many states the trace back values need to include.

In response, Fig.1 in Tipon clearly shows Arithmetic-Logic Unit and processor.

Arithmetic-Logic Unit and processor are inherently implied that it computes a data type and it programs to calculate any function respectively.

6th Point of Argument

Regarding Applicant's remarks on page 6, the applicants argue that Tipon does not teaches said hardware arithmetic-logic unit includes an equalizer hardware arithmetic-logic unit and a decoder hardware arithmetic-logic unit; said processor includes a data transmission connection to said equalizer hardware arithmetic-logic unit; and said processor includes a data transmission connection to said decoder hardware arithmetic-logic unit.

In response, Fig.1 in Tipon clearly shows said hardware arithmetic-logic unit includes an equalizer hardware arithmetic-logic unit and a decoder hardware arithmetic-logic unit; said processor includes a data transmission connection to said equalizer hardware arithmetic-logic unit; and said processor includes a data transmission connection to said decoder hardware arithmetic-logic unit. The arithmetic-logic unit is a device that computes any logic. Thus, it is obvious that said hardware arithmetic-logic unit includes an equalizer hardware arithmetic-logic unit and a decoder hardware arithmetic-logic unit. Also It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the ALU as taught by Tipon et al. into

Art Unit: 2185

the hardware arithmetic-logic unit of Hess in order to increase processing speed (col.2, line 10).

7th Point of Argument

Regarding Applicant's remarks on page 7, the applicants argue that Stafford does not teach providing a first data type of the plurality of data types as soft input values for channel decoding that are intended for a decoder hardware arithmetic-logic unit; and with the digital processor, programming how many soft input values per unit time can be stored in a memory subarea associated with the first data type

In response, Stafford teaches providing a first data type of the plurality of data types as soft input values for channel decoding that are intended for a decoder hardware arithmetic-logic unit; and with the digital processor, programming how many soft input values per unit time can be stored in a memory subarea associated with the first data type (see abstract). A digital processor includes: a main read only memory store providing instruction and constant data signals; a random access memory store for storing variable data signals; an input/output port unit communicating with the terminal devices; an interrupt address generator controlling the interrupt priority for the terminal devices; an arithmetic and logical unit; an instruction decoding and execution unit controlled according to instructions in a fast access read only memory store address controlled by the instruction signals in the main read only memory store for controlling the operations of the digital processor; and a group of working and general registers for buffer storage of digital signals.

Art Unit: 2185

8th Point of Argument

Regarding Applicant's remarks on page 7, the applicants argue that Dove does not teach choosing a packing mode causing a plurality of data words, output by the processor for performing the step of accessing the table memory, to be combined to form a memory data word for the table memory.

In response, Dove teaches choosing a packing mode causing a plurality of data words, output by the processor for performing the step of accessing the table memory, to be combined to form a memory data word for the table memory (see Fig.2: packed mode). It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the packed/unpacked mode as taught by Dove et al. into transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess as modified by Tipon et al. because it allows the asynchronous cells (col.2, line 11).

9th Point of Argument

Regarding Applicant's remarks on page 7, the applicants argue that Oami does not teac a multiplexer and buffer device for assembling a plurality of data words output by said processor to form a memory data word intended for being stored at an address in said table memory.

In response, Oami teaches a multiplexer and buffer device for assembling a plurality of data words output by said processor to form a memory data word intended

for being stored at an address in said table memory (col.25, lines 51~61). It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the multiplexer and buffer device as taught by Oami into transmitting data of a plurality of data types between a digital processor and a hardware arithmetic-logic unit of Hess as modified by Tipon et al. in order to improve coding efficiency (col.4, line 53).

Conclusion

9. **THIS ACTION IS MADE FINAL**. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

10. Any inquiry concerning this communication should be directed to **Yong Choe** at telephone number **571-270-1053**. The examiner can normally be reached on M-F 8:00am to 5:00pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Sanjiv Shah** can be reached on **571-272-4098**. Any inquiry

Page 18

Application/Control Number: 10/730,619

Art Unit: 2185

of a general nature or relating to the status of this application should be directed to the

TC 2100 whose telephone number is (571) 272-2100.

11. Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for published

applications may be obtained from either Private PAIR or Public PMR. Status

information for unpublished applications is available through Private PAIR only. For

more information about the PAIR system, see http://pair-irect.uspto.gov. Should you

have questions on access to the Private PAIR system, contact the Electronic Business

Center (EBC) at 866-217-9197 (toll-free).

SANJIV SHAH SUPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100

YC

Yong J. Choe

Examiner / Art Unit 2185